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Abstract—A nine level modular multilevel cascade converter
(MMCC) based on four full bridge cells is shown driving a
piezoelectric ultrasonic transducer at 71 and 39 kHz, in simula-
tion and experimentally. The modular cells are small stackable
PCBs, each with two fully integrated surface mount 22 V, 40 A
MOSFET half-bridge converters, and include all control signal
and power isolation. In this work, the bridges operate at 12 V and
384 kHz, to deliver a 96 Vpp 9 level waveform with an effective
switching frequency of 3 MHz. A 9 µH air cored inductor forms
a low pass filter in conjunction with the 3000 pF capacitance
of the transducer load. Eight equally phase-displaced naturally
sampled pulse width modulation (PWM) drive signals, along with
the modulating sinusoid, are generated using phase accumulation
techniques in a dedicated FPGA. Experimental time domain and
FFT plots of the multilevel and transducer output waveforms are
presented and discussed.
I. INTRODUCTION
High power piezoelectric transducers find use in numerous
applications, such as ultrasonic motors and actuators [1],
or in biomedical applications [2]. In these applications, the
piezoelectric transducer generally requires driving at ultrasonic
frequencies at relatively modest power levels (10’s to 100’s of
Watts).
Ultrasonic transducers operate above 20 kHz, by defini-
tion. Generating a low-distortion sinusoidal waveform at this
frequency using pulse width modulation (PWM) requires a
switching frequency at least 10-20 times higher, which has
previously not been practical at high powers. As an alternative,
a single-phase, multilevel (four level) voltage source converter
with unequal DC link voltages, controlled with a harmonic
elimination technique, demonstrated improved performance
with minimised energy at unwanted frequencies [3].
The highly capacitive nature of the ultrasonic transducer
also presents a challenge to the use of traditional voltage
source converters. A voltage source converter with its stepped
output voltage waveform and high dV/dt results in significant
current spikes impressed upon the ultrasonic transducer. A
logical remedy is the use of an LC filter, however, the LC
filter can change the characteristic and resonant frequency of
the ultrasonic transducer [4]. An alternative approach is to use
a current source converter to avoid the problems associated
with high dV/dt [4].
This work examines the possibility of driving the trans-
ducer with a high cell count multilevel voltage source con-
verter, with an effective switching frequency more than an
order of magnitude higher than the resonant frequency of the
transducer. Both the small voltage steps and high effective
switching frequency minimise the required filter inductance in
series with the ultrasonic transducer. A series cascade of low
voltage high switching frequency full bridge converter cells
— a Modular Multilevel Cascade Converter (MMCC) — is
introduced in section IV for this purpose.
II. DRIVING ULTRASONIC PIEZOELECTRIC TRANSDUCERS
The equivalent electrical model of a piezoelectric ultrasonic
transducer is most simply modelled an LCR series reso-
nant network shunted by a significant capacitance (Van Dyke
model). The series resonant network is not due to electrical
elements of the ultrasonic device, but rather “the apparent
behaviour of the first mode of mechanical vibration, as seen
through the electrical port” [5]. The power delivered to the
resistance of the network is due to the loss of the ultrasonic
transducer, or when mechanically loaded, real ultrasonic power
delivered by the transducer to its physical environment. The
shunt capacitance is a physical property of the transducer, and
results in the transducer appearing as a capacitive load when
driven at the frequency of its mechanical resonance.
In practice, multiple modes of vibration lead to multiple
resonances and a more complex equivalent circuit [6]. In this
work, the simple, single LCR branch model is sufficient for
considering the problem of driving the ultrasonic transducer.
To excite a high-power ultrasonic transducer, a high power
and high quality excitation signal is required. From the per-
spective of quality, a pure sinusoidal signal is naturally the
best option to be applied to drive an ultrasonic transducer. This
can be delivered by a linear amplifier, however, this requires a
larger power supply and results in significant power dissipation
in the amplifier. If a switching converter is used to drive
the transducer, amplifier efficiency improves but drive signal
quality suffers. In a comparison between the two different
excitation methods of a high power linear amplifier and a three
level converter, it was demonstrated that driving an ultrasonic
transducer with a low quality signal (that is, one with high
harmonic distortion) is detrimental to the energy conversion
performance of the ultrasonic transducer and result in energy
delivery at undesired frequencies [7]. This is unacceptable for
some applications, particularly biomedical applications.
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III. MMCC CONVERTER FAMILY HISTORY
The Modular Multilevel Cascade Converter (MMCC) fam-
ily was formally categorised by Akagi [8]. Three members, the
Single Star Bridge Cells (SSBC), Single Delta Bridge Cells
(SDBC), and Double Star Chopper Cells (DSCC) are demon-
strated to be well suited to a grid-level Battery Energy Storage
System (BESS) [9], a Static Synchronous Compensator (STAT-
COM) for negative-sequence reactive-power control [10], and
an adjustable speed motor drive [11], [12], respectively.
Akagi [8] identifies Marchesoni [13], [14] as an originator
of the concept of the series cascade connection of full bridges
to create a high voltage multilevel output during the 1980s.
Soon after, three phase star connected cascaded full bridges
were commercialised for medium voltage drives by Robicon
[15] but relied on a multi-winding line frequency transformer
to supply power to each bridge module. For STATCOM
applications where only reactive power was processed, this
transformer could be avoided with appropriate modulation
[16], [17].
Real power can be delivered without a central multi-
winding transformer if each bridge has its own isolated battery
supply [18], [19] or a dedicated isolated dc-dc converter [20].
Marquardt and colleagues first demonstrated the possibility
of real power flow in series connected cells without individual
cell power supplies for both DC-AC [21], [22] and AC-AC
[23] applications, which led to renewed interest in the area.
An important part of the control of any member of the MMCC
family is the control of the cascaded half bridge or full bridge
capacitor voltage. Akagi and colleagues have demonstrated the
required PWM control of the MMCC-SSBC for the STATCOM
application [24] and of the MMCC-DSCC [12].
A number of the MMCC experimental converters described
in the literature are at significant scale [24], [12], [25], or
full scale [13], [14], [15], [23]. This hardware consequently
demands a significant investment of time, space and expense,
compounded by the nature of MMCC architectures which, by
definition, consist of multiple cells. If the intended research
focus is on the initial experimental proof of concept of new
architectures or control algorithms, rather than demonstration
at scale, a small, modular, versatile, reusable building block is
more appropriate.
In section IV, a small, low voltage high frequency MMCC
full bridge cell recently developed by our group is introduced.
This module, suitable for all MMCC converter architectures,
is specifically adopted for very high switching frequency
capability in this paper.
As this work is an initial proof of concept with an emphasis
on generating a high frequency multilevel output, each full
bridge is supplied by its own isolated supply, similar to the
approach taken by Ertl, Kolar and Zach [19], [20].
IV. MMCC CONVERTER EXPERIMENTAL PROTOTYPING
CELL
A small MMCC full bridge cell for “bench top” experimen-
tal laboratory work is presented in [26]. The circuit design is
based around a number of highly integrated components to
minimise complexity and design effort in this initial design
(see Figure 1).
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Fig. 1. Extracts of the schematic diagram showing (top to bottom) the half
bridge driver (one of two), isolated supply and signal isolators
The full bridge is implemented using tw 22 V, 40 A
MOSFET half bridge converters (CSD97370). These devices
have integrated gate drivers and associated logic and accept
logic level PWM and enable signals. Their intended application
is as synchronous buck converters, optimised for 12 V to
1.2 V, 25 A operation at 500 kHz switching frequency. Their
maximum switching frequency of 2 MHz and extremely low
inductance “stacked MOSFET” construction in a 5×6 mm
SMD package also allows these modules to target new ap-
plication areas for both MMCCs and other topologies. One
such target area — very high bandwidth amplifiers suitable
for ultrasonic transducer drive — is the focus of this paper.
The performance goals set out for the module along with
the design outcomes were as follows:
• Small size and mass — The size of the individual
cell was chosen such that a converter of significant
complexity (for example, a 24 cell MMCC-DSCC)
could fit on a bench top alongside power supplies and
oscilloscopes. Likewise, the complete converter mass
target was to be less than that of the surrounding bench
top test equipment.
The completed full bridge converter cell consists of
a single four layer Printed Circuit Board (PCB) with
dimensions 65×30 mm (see Figure 2), and mass mea-
sured in grams. The complete experimental 17 level
full bridge converter including the FPGA based mod-
ulator used in this paper measures approximately
250×100 mm.
Fig. 2. The top and bottom sides of the full bridge cell PCB. To stack these
modules, the right hand side cell would be flipped over to sit on top of the
left hand side module.
• Enable easy cascading of power and signal connec-
tions — Signal connections and power connections are
automatically made from board to board through the
use of SMD stacking PCB connectors (see Figure 2).
These mate with matching gold flashed PCB contact
lands on the underside of the next cell when the cells
are clamped together. Through a choice of connector
placement, the module bridges can be either parallel
or series connected. A simple double sided PCB is
used as a mounting board for a stack of cells, and
to introduce the PWM drive signals from an FPGA,
microcontroller, or DSP.
This approach of stacking provides a convenient
method of passing signal and power connections along
the chain of cascaded cells. This simplifies and speeds
converter construction and reconfiguration, and re-
duces the risk of errors or poor connections. In a high
cell count converter, this is a significant advantage.
• Include signal isolation and necessary isolated aux-
iliary power supplies — Signal isolation is achieved
using high speed logic level signal isolators (Si8420)
which offer 2.5 kV voltage isolation, 20 kV/µs dV/dt
immunity and 10 ns propagation delay. An isolated
supply required by the isolators and integrated half
bridge gate drivers is supplied by a 500 mW, 2.5 kV
isolated 5 V DC-DC converter (ADuM5000). This
small (SOIC16) integrated solution traded convenience
and size for cost and efficiency.
By isolating all switching and other necessary signals
at each cell, any MMCC topology can be config-
ured. The separate per cell isolated power supply
simplifies start-up consideration and removes potential
complications, easing operation in the unpredictable
experimental environment.
• Minimise losses and thus cooling requirements — The
need for significant heat-sinking of each cell adds to
the size and mass of cell, which is then multiplied
by the high cell count. All the components on the
designed modules rely purely on cooling via the PCB
copper planes, and for output currents below 5 A, the
power loss per device is less than 1 W. In experimental
work to these levels, the PCBs run noticeably warm,
but never alarmingly hot.
• Implement on board protection — In any experimental
work, a cell which protects itself as far as possible
speeds implementation and result gathering. The inte-
grated half bridge MOSFET ICs utilised provide some
protection through features such as under voltage
lockouts, however, other desirable features such as
over voltage or over current limits are not present. In
this regard, a degree of caution is required on the part
of the experimenter in the operation of these modules.
• Easy to manufacture and low in cost — When a
converter requires 24 or more cells, the material cost
of components and time required for manufacture (es-
pecially if undertaken “in house”) rapidly multiplies.
The full bridge cell was implemented exclusively with
surface mounted devices, with the goal of allowing
automated manufacture. The modules were manufac-
tured in a small run of 50 PCBs by a local contract
manufacturer at a very reasonable cost (approximately
$AUD 60 per cell for PCB, components and manufac-
ture, including set-up) in a relatively quick turn-around
(approximately four weeks).
A. Initial performance evaluation
For simplicity, the full bridge cell module was initially
tested in a parallel configuration, with four stacked modules
generating two five level anti-phase outputs. A 2 kHz sine
wave of varying amplitude was impressed across a bridge tied
load (BTL) consisting of a 1 Ω resistor with a parallel 100 nF
filter capacitor. Total power levels from 1 W to 30 Wrms
were delivered to the load. Modules were tested with cell
bus voltages of 5 V and 12 V, and carrier frequencies of
192 and 384 kHz. The DC supply to resistive load efficiency
achieved a broad plateau of between 70 and 80% over this
range, including filter component losses.
At an output current of approximately 2 A (sinking),
the 12 V output voltage transitions were 10 to 20 ns in
duration. Almost no voltage overshoot was observed which
demonstrated the low inductance layout and good supply
decoupling. A propagation delay due to the isolator and gate
drive circuitry of approximately 100 ns was observed, with
well matched rising and falling edge delays.
These initial results are more fully documented in the paper
discussing the full bridge experimental cell design [26].
V. DIGITAL NATURAL MULTILEVEL MODULATION
Phase shifted PWM suitable for multi-level converter mod-
ulation is generated using a Xilinx Spartan-6 FPGA on a low
cost “Mojo” development board [27]. The multilevel modu-
lation is a digital implementation of natural sampling using
multiple phase shifted triangular carriers, where the carriers
are generated using phase accumulators rather than counters
[28]. This technique allows the generation of PWM carriers
with arbitrary phase and frequency. In this implementation, 32-
bit phase accumulators (carrier “triangles”) are updated and
compared with a 16-bit modulation waveform register all at
the 50 MHz system clock; ensuring true natural sampling,
important for a low distortion waveform generation [29]. In
this experimental work, a carrier frequency of 384 kHz is
generated, with eight carriers shifted with equal phase shifts
of 45 degrees. While in this case these eight carriers can
be trivially created from the one phase accumulation regis-
ter by manipulating the most significant three bits, separate
phase accumulation registers are generated for more readable
and generic VHDL code. The generous resources of modern
FPGAs easily support this approach.
Two methods of modulating signal generation were imple-
mented. For initial ease of evaluation and modification of the
modulating signal, FPGA code to accept a SPDIF signals from
a TosLink optical receiver was implemented, which allowed
a two channel 16-bit, 48 kHz digital audio data-stream to be
accepted from a personal computer sound card or DVD player.
This allowed for a rapid first proof of operation using sine
waves of arbitrary frequency and amplitude, and even musical
input.
The sound card optical output used in this experimental
work limited the modulating signals to 48 kHz, insufficient for
driving the ultrasonic transducer. To generate the 71 kHz mod-
ulating waveform required, a direct digital synthesis (DDS)
sine wave generator was implemented within the FPGA to
generate any arbitrary frequency and amplitude sinusoidal
waveform, using a 32-bit phase accumulator and a 12-bit
polynomial approximation sine generator [30]. In this initial
work, the frequency and amplitude are hard coded in the
VHDL at synthesis, which did slow experimental testing. This
will be rectified in subsequent work.
The eight PWM signals are assigned to appropriate con-
nector pins on the FPGA development board. The bench top
experimental set-up of four series connected full bridge cells
stacked on a carrier board, plugged into the Mojo FPGA
development board connector, can be seen in Figure 5.
After the initial testing proved both the FPGA code and
stackable modules were performing as expected, a digital audio
amplifier was demonstrated using the SPDIF as a modulating
input and a resistor and then speaker across the bridge outputs.
Although formal tests were not pursued, no visible or audible
distortion was evident, and noise levels with the input muted
were inaudible at the low power levels trialled.
Finally, the experimental tests using the ultrasonic trans-
ducer was undertaken. The complete experimental setup in-
cluding power supplies is shown in Figure 6.
VI. SIMULATION AND EXPERIMENTAL CONFIGURATION
The ultrasonic transducer used in this experimental work
has been previously used and characterised [31]; the electrical
equivalent component values and resonant modes are listed in
Fig. 3. The LTSpice simulation of the nine level (four cell) multilevel
converter showing the unfiltered cascaded bridge output voltage (V(b45), red),
the filtered voltage across the transducer (V(piezo), lime green), the current
flowing in the (internal) resonant branch of the piezo (I(L3), cyan), the current
flowing in the 9 µH filter inductor (I(L4), dark green), and one of the eight
phase shifted half bridge outputs (V(b1pos), blue, offset). The simulation
conditions: modulating frequency of 71.0 kHz, modulation depth of 0.9, PWM
carrier (switch) frequency of 384 kHz, and each full bridge powered from 12 V.
Fig. 4. Two oscilloscope images of the nine level (four cell) multilevel
voltage output (ch2, red), the driven (ch3, green) and receiving (ch4, orange)
piezo transducer voltages, and one of the eight phase shifted logic level PWM
drive signals (ch1, blue). The modulating frequencies are 71.0 kHz (upper)
and 38.8 kHz (lower); other conditions match the simulation.
Fig. 5. The nine level cascaded full bridge bench top experimental test set
up. The FPGA PCB (left, black) supplies 8 PWM signals to the four stacked
full bridge cells (right). Bridge power input is via four barrel jacks (right rear)
directly to the cells; multilevel output is via flying leads (yellow & black, far
right).
Fig. 6. The bench top experimental test setup up showing (L-R) ultrasonic
transducers (transmitter and receiver on opposite sides of water filled box),
MMCC converter, 9 mH spider wound inductor and (behind) four isolated
power supplies for each bridge.
Table I. Two matching transducers were mounted on opposite
faces of a rigid plastic, water filled box. While one transducer
was driven, the open circuit voltage of the second could be
monitored to check for operation at resonance and estimate the
magnitude of power transmitted into the water. The transducer
was excited in this work at both the 71.0 kHz and 38.8 kHz
resonant modes. The modulation depth selected was 0.9. The
switching frequency for each half bridge cell was maintained
at 384 kHz from the previous experimental work.
The 3000 pF shunt capacitance of the transducer is sig-
nificant, and does not naturally suit the direct connection
of a switched voltage source converter. Given the effective
switching frequency of approximately 3 MHz, a 9 µH air-
cored inductor was used between the output of the nine level
TABLE I. PARAMETERS OF THE ULTRASONIC PIEZOELECTRIC
TRANSDUCER USED IN THIS EXPERIMENTAL WORK.
Shunt branch Resonant frequency Component values (LCR)
First resonant mode 70.2 kHz 56.6 mH, 89 pF, 492 Ω
Second resonant mode 48.6 kHz 48.3 mH, 218 pF, 640 Ω
Third resonant mode 38.8 kHz 48.3 mH, 341 pF, 583 Ω
Shunt capacitance — 3003 pF, 10 Ω
Shunt resistance — 100 kΩ
converter and ultrasonic transducer (see Figure 6). Combined
with the 3000 pF shunt capacitance, this forms a low pass filter
with a -3 dB corner frequency of approximately 970 kHz. The
maximum ripple current can be calculated assuming a 12 V
3 MHz squarewave impressed across the 9 µH inductor; this
gives 110 mA peak ripple. This is the peak magnitude seen
in the Spice simulation (Figure 3); a slightly lower value was
measured in the experimental circuit.
The four floating power supplies for the full bridge cells are
conveniently provided by 240 Vac to 12 Vdc, 0.5 A regulated
“plugpack” style flyback power supplies. They naturally pro-
vide the necessary isolation, and the measured output to output
capacitance was of the order of 10 pF. Each cell additionally
had a board mounted 1000 µF, 16 V electrolytic capacitor and
zener diode for supply bypassing and protection.
An additional 5 V power supply was used for the FPGA
development board and cell auxiliary supplies, rather than rely
on the USB supply. With four full bridge cells and the FPGA
development board operating at 384 kHz switching frequency,
the supply requirement was 0.48 A.
VII. SIMULATION AND EXPERIMENTAL RESULTS AND
DISCUSSION
The unfiltered cascaded bridge output voltage (V(b45),
red), the filtered by the 9 µH inductor and piezo capacitance
(3000 pF) to give the voltage across the transducer (V(piezo),
lime green). The current flowing in the (internal) resonant
branch of the piezo (I(L3), cyan) is a smooth sinewave in
phase with the piezo voltage. In contrast, the current flowing
in the 9 µH inductor (I(L4), dark green) displays the 3 MHz
effective switching frequency ripple current component. One
of the eight phase shifted half bridge outputs (V(b1pos), blue)
is shown offset for reference.
The experimentally gathered results (Figure 4) very closely
matched the waveforms generated by Spice (Figure 3). The
most significant area of difference was the behaviour of the real
ultrasonic transducer as compared to the ideal single resonant
branch model used in the Spice simulation. As the modulating
frequency was hard-coded in the VHDL code for the FPGA,
changing this value to match the actual resonant frequency
was somewhat laborious. Further, as the modulating frequency
was moved towards resonant frequency, some unexpected
“beating” behaviour in the ultrasonic transducer waveforms
was observed.
The oscilloscope was used to generate fast fourier trans-
forms (FFTs) of the nine level MMCC output voltage (red) and
transducer voltage (green) (Figures 7 and 8). A logarithmic dB-
Vrms vertical axis was used along with a hanning windowing
function to better show low level harmonic performance. The
Fig. 7. Two oscilloscope FFT images of the nine level (four cell) multilevel
voltage output (upper, red) and the driven piezo transducer voltage (lower,
green). The colours match those in Figure 4. The 39 kHz fundamental is
on the LHS axis. The first and second uncancelled carrier groups are clearly
visible centred around 3 MHz and 6 MHz respectively in the MMCC converter
output (red), but are mostly filtered in the transducer waveform (green). (x-axis
DC to 7.5 MHz bandwidth displayed).
first and second multilevel carrier groups are clearly visible in
the MMCC output voltage, centred at 3 and 6 MHz (8 and
16×384 kHz), spanning approximately 1 and 2 MHz respec-
tively. The amplitude of the first carrier group is approximately
30 dB below the fundamental even before filtering (Figures 7,
upper, red). After the filtering provided by the 9 µH inductor
and the resonant characteristic of the transducer, both carrier
groups are very well supressed, but an unexpected spurious
mode is excited around 1 MHz. This is evident in the time
domain waveforms in Figure 4, (lower plot, green trace). It is
conjectured that spurious harmonics associated with the (12
bit) DDS sinusoidal fundamental generation or DDS PWM
generation are exciting higher order resonant modes in the
transducer, and further research is required into this issue.
When the spectrum between DC and 150 kHz is examined
(Figure 8), some low level spurious harmonics are observed
in the multilevel output waveform (red, upper), but these are
mostly 30 dB below the 39 kHz fundamental. These are
completely suppressed in the transducer waveform (green,
lower).
Fig. 8. FFT images of the nine level (four cell) multilevel voltage output
(upper, red) and the driven piezo transducer voltage (lower, green), as per
Figure 7 but zoomed in on the 39 kHz fundamental sinewave (x-axis DC to
150 kHz). Some spurious harmonics due to the DDS sinewave and/or PWM
generation processes are visible in the MMCC converter output (red), but are
completely suppressed by the transducer high Q resonant filter characteristic.
VIII. CONCLUSION
A nine level modular multilevel cascade converter
(MMCC) based on four full bridge cells is shown driving
a piezoelectric ultrasonic transducer at 39 and 71 kHz, in
simulation and experimentally. The modular cells are small
stackable PCBs, each with two fully integrated surface mount
22 V, 40 A MOSFET half-bridge converters, and include all
control signal and power isolation. In this work, the bridges
operate at 12 V and 384 kHz, to deliver a 96 Vpp nine level
waveform with an effective switching frequency of 3 MHz.
A 9 µH air cored inductor forms a low pass filter in con-
junction with the 3000 pF capacitance and high Q resonance
of the transducer load. Eight equally phase-displaced naturally
sampled pulse width modulation (PWM) drive signals, along
with the 39 or 71 kHz modulating sinusoid, are both generated
using phase accumulation techniques in a dedicated FPGA.
These techniques produce very low distortion of the funda-
mental waveform, but can generate spurious low level tones.
Experimental waveforms at the converter output and across
the transducer are as expected, with very good harmonic per-
formance. Some spurious harmonic tones due the modulation
process are observed, and require further detailed analysis to
assess their impact in this application.
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